The 2nd edition of defect oriented testing has been extensively updated. New chapters on Functional, Parametric Defect Models and Inductive fault Analysis and Yield Engineering have been added to provide a link between defect sources and yield. The chapter on RAM testing has been updated with focus on parametric and SRAM stability testing. Similarly, newer material has been incorporated in digital fault modeling and analog testing chapters. The strength of Defect Oriented Testing for nano-Metric CMOS VLSIs lies in its industrial relevance.

Hersteller:
Springer Verlag GmbH
juergen.hartmann@springer.com
Tiergartenstr. 17
DE 69121 Heidelberg

Dedication.- Preface.- Foreword.- Acknowledgments.- 1. Introduction.- 2. Functional and Parametric Defect Models.- 3. Digital CMOS Fault Modeling.- 4. Defects in Logic Circuits and their Test Implications.- 5. Testing Defects and Parametric Variations in RAMs.- 6. Defect Oriented Analog Testing.- 7. Yield Engineering.- 8. Conclusions.- Index.